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Summary  
Damage in ESD protection devices can be caused by high local temperatures ulting from heat 
generation by an ESD pulse. In order to obtain physical insight into the process that leads to 
permanent damage, device simulations of coupled thermal and electrical behaviour have been 
performed. Additional to the potential and the electron and hole concentrations the lattice tem- 
perature issolved as a variable. Simulations of ESD pul,~ies (forward bias) applied to a diode have 
been performed, The discharge mechanism could be visualised by using the coupled thermal/ 
electrical model. Locations with considerable t mperature rise that eventually ead to damage can 
be extracted from the calculated temperat~lre distributions. Protection devices with optimum elec- 
trical and thermal characteristics can be designed b,y adjusting doping profiles and layout param- 
eters. The buried layer of the protection device does not contribute inconducting current at high 
current levels. Therefore the buried layer is not functional in diodes that are subjected to ESD in 
forward bias. Measurements determining the ESD vulnerability of protection devices with and 
without buried layer confirm this fact. 
1. Introduction 
Thermal related failures like silicon melting and contact spiking are evident 
in both MOS and Bipolar devices that are subjected to ESD. 
In the past some models have been developed to calculate both thermal and 
electrical behaviour [1,2 ]. These models were more or less based on a circuit 
level approach. On device level, 1D electrical/thermal device simulations have 
been performed [3,8]. 
In order to obtain physical insight in the processes that lead to permanent 
damage the coupling between the thermal and electrical domain in the calcu- 
lations should be complete. This can be achieved by using device simulation of 
fully coupled thermal and electrical behaviour. A rigourous thermodynamic 
treatment of heat generation and conduction in semiconductor device modell- 
ing [6] is implemented in the program TRENDY. 2D simulation is preferred 
above 1D simulation because specially temperature- and current density dis- 
® 1991. Reprinted with permission, after evision, from Electrical Overstress/Electrostatic 
Discharge Symposium Proceedings, EOS-13, Las Vegas, NV, USA, September 24-26, 1991. 
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tributions are influenced by the existence of a second imension. These quan- 
tities are very important in analysis of ESD mechanisms. 
Not only physical insight can be obtained, but 2D device simulation can also 
be used in designing protection devices. One can experiment by adjusting dop- 
ing profiles and layouts to optimize thermal and electrical characteristics of 
the device before processing. 
Section 2 describes the thermo-electric model used in the simulator. (This 
model does not include hot carrier effects.) Section 3 deals with the simulated 
protection device. Section 4 presents he simulation results and Section 5 pre- 
sents ome measurement results. The conclusions are given in Section 6. 
2. The thermal-electrical device simulator TRENDY 
Simulations of thermal and electrical behaviour of an ESD protection diode 
(forward biased) have been performed. This was done with the aid of the 2D 
process/device simulator TRENDY [4,5,9 ]. This simulator contains a fully 
coupled thermal/electrical model [6 ]. The classical set of isothermal conti- 
nuity equations has been extended with a continuity equation for the thermal 
energy. This way not only the potential and the carrier concentrations are 
solved, but the lattice temperature is solved as an additional variable. More- 
over an additional driving force VT is introduced in the current equations for 
electrons and holes. The classical current equations are supplemented by a 
term proportional to this additional driving force. This results in a model with 
the following continuity equations. All the symbols have their usual meaning. 
Poisson equation: 
V. (eV~)-- q(p-n+ND-Na)  (1) 
Electron current continuity: 
~}~n- 1V.j ,  ffi -R  (2) 
0t q 
Hole current continuity: 
 p+_1 v q " Jp f -R  
Heat energy continuity: 
OT c-b7+ v.JQ 
(3) 
(4) 
C presents the heat capacity. The temperature d pendence of this factor is 
fairly weak [9] and in TRENDY it has been assumed constant. The terms R 
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and H represent the net recombination rate and the heat generation respec- 
tively. For the currents J. ,  Jp and JQ the following equations are used: 
Electron current: 
J .  =qnp.E. +qD. Vn+qnDTVT (5) 
Hole current:. 
Jp =qpppEp -qDp Vp-o~D~VT (6) 
Heat energy flow: 
J¢= -KVT  (7) 
The factor K represents he (temperature d pendent ) thermal conductivity. 
The thermal diffusion coefficients are given by the following equations [ 11 ]. 
Thermal diffusion coefficients: 
D T r-3/2r~ 
= T "-" (8 )  
DT_r--3/2r~ 
- T - 'o  (9 )  
The value of the parameter r varies between 2 and 4. The value of r depends 
on temperature, doping level, etc. In the case of pure lattice scattering, r is 
equal to 2. As impurity scattering becomes more dominant, r tends towards 4. 
The maximum value of the thermal diffusion coefficient is about five times the 
minimum value (as was already mentioned by Selberhcrr [ 10 ] ). 
The heat generation term H consists of three parts: the Joule heat, the 
Thomson heat and the recombination heat. 
Joule heat generation: 
Ejoule - J~ b jp2 (10) 
Note that the Joule heat term in always positive and that it is not equal to 
E.J. The Joule heat generation is the energy transfer of the carriers to the 
lattice as a result of the silicon resistivity. 
Thomson heat generation: 
Ethom - T [VPn ' Jn  - VPp ' Jp ]  (11) 
Here Pp and P, are the (absolute values) of the thermo-electric powers for 
holes and electrons respectively. The total thermo-electric power Ptot gives the 
relation between the electric field E and a gradient in T under condition of zero 
current. 
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E = P~t VT ( 12 ) 
The total thermo-electric power is defined by eqn. (13) [7]. For a non-degen- 
erate semiconductor with a mean free time between collisions t~ i E[-" the 
total thermo-electric power is given by: 
k 
mm i 
n~, - s+ ln  --p/~p -s+ ln  
n~ +p/~p 
(13) 
I 
where Arc and ]~ are the effective densities of state at the conduction- and 
valence band e~ges respectively. P~t ffi Pp -P .  with Pp and P~ the (absolute 
values of the) thermo-electric powers for holes and electrons respectively. This 
way Pp and Pn are given by the following equation. 
mm ~m 
n~n --S n 
n/~, +plop 
(14) h P,, ~ 
and 
h j 115) 
,,.+p,, 
B,  
The Thomson heat generation corresponds with the heat generation that 
occurs when carriers move through a region with a gradient in the thermo- 
electric power P~ (e ffi n, p). Thomson heat can be positive as well as negative. 
It can be interpreted the following way. The carriers have a certain amount of 
thermal energy qP~T(cffin, p). This thermal energy changes when Pc changes. 
So by moving to a region with a different P~ they lose thermal energy to the 
lattice, or gain it from the lattice. The Peltier heat is embodied in this term. 
The positive sign of the first term of (11) is a result of the fact that the direc- 
tion of the electron current is opposite to the direction of the electron movement. 
Recombination heat generation: 
E,~c --qR[~p-¢, + T(Pp +P.)  ] (16) 
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This heat generation is the result of the energy transfer from electron-hole 
pairs to the lattice when they recombine. The energy that is transferred by 
each pair is the sum of their thermal energy (qPn T and qPpT) and their electro- 
chemical energy (q~p and q~n). A negative recombination heat occurs when 
there is generation i stead of recombination. 
With the given model thermo-electric effects like heat generation, the See- 
beck, Thomson and the Peltier effect can be simulated. The thermal behaviour 
is not only solved in silicon but also in all the other materials used, like oxide 
and aluminium. 
3. The simulated protection device 
The simulated evice is an ESD protection diode processed by Philips Com- 
ponents Nijmegen (The Netherlands). This diode has been simulated before 
[1] with a simulator based on a (lumped element) circuit model, but these 
were simulations of the diode when stressed with an ESD current in reverse 
direction. The device structure and the doping profile are shown in Figs. I and 
2 respectively. The distance between contact and diffusion is 1.5/~m. Using a 
current boundary condition at one of the contacts the diode was simulated 
when stressed with an ESD current pulse (Human Body Model) in forward 
bias. The height of the pulse was 1.5e6 A/cm 2 that corresponds with 1.5 A for 
a 25/~m device. Figure 3 shows the shape of the stress current. 
4. Simulation results 
#.I. Current density distribution 
Regarding the current density distribution two cases should be distin- 
guished. At low injection level most of the current flows through the buried 
layer. At high injection level this is not the case. 
Fig. 1. Device structure. 
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Fig. 2. Doping profile (absolute value of net doping concentration). 
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Fig. ~. Stres~ current versus time. 
In the n-well, high injection of holes and electrons from the p + and n ÷ 
regions respectively causes the carrier concentrations to increase up to 100 or 
1000 times the net doping concentration. The effect of high injection over- 
whelms the effect of the thermal generation of carriers. These high carrier 
concentrations have a positive influence on the conductivity for both electrons 
(qnl~o) and for holes (qp/~p) in the n-well. This effect has been simulated be- 
fore [3]. 
Because of the high carrier concentrations, carrier-carrier scattering re- 
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duces the carrier mobilities significantly. The reduction of the mobility caused 
by carrier-carrier scattering overwhelms the mobility reduction caused by a 
temperature rise. This mobility reduction has a negative ffect on the conduc- 
tivity. At the simulated current density levels the electron conductivity of the 
n-well has about the same value as the electron conductiv;~y in the buried layer. 
Figures 4 and 5 show the electron conductivity qn/~, in the case of high and 
low current levels respectively. 
The result is that most of the current flows directly below the surface through 
the n-well (holes aI~d electrons). The rest of the current (electrons), which is 
only a small fraction of the total current, flows through the buried layer. 
1.00- 
1.80 
y In mwron [~lO] I ,Am~,~ 
50 x in m~cron [~tO] 
I.aP 
Fig. 4. Electron conductivity at low current levels. 
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1.20 
Fig. 5. Electron conductivity at high curre~lt l~vels. 
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This effect is shown in Figs. 6 and 7. Figure 6 shows the current density 
distribution in the case of low level injection. The high peaks in the current 
density indicate the location of the contact edges. This is a two dimensional 
current crowding effect. It is caused by the fact that at the contact edges cur- 
rent can also flow into the silicon in lateral direction, (the n + andp + area are 
wider than the contact). This means that, at the edges of the contacts, the 
resistance to the silicon is lower than in the middle of the contacts. Figure 7 
shows the case of high level injection. 
! ,00-  
1 
I .Be ~ 
y ~n mtcron C~tOl t,4; 
,5 x In m,cron t#tO] 
Fig. 6, Current den.ity at low level injection, 
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Fig. 7. Current density at high level injection. 
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4.2. Heat generation 
In the total heat generation term H the Joule heat and the recombinatiov 
heat play a dominant role during ESD events. Figure 8 shows the total heat 
generation in the diode at the time the temperature has reached the maximum 
value (after 75 ns). 
The Joule heat generation at same time is shown in Fig. 9. The highest peaks 
are the result of the peaks in the current densities near the contact edges. 
~i'he generation of recombination heat takes place where the recombination 
rate is high. Here, the highest recombination rate occurs in the corners of the 
n + and p ÷ regions. Figure 10 shows the recombination heat generation at the 
time the temperature rise has reached its maximum. The peak is also visible 
as the highest peak in the total heat generation in Fig. 8. The influence of the 
3.~-  
2.00. 
I.BO 
y in  mic ron  (N|O] 1.4 ~ 2 . ~  
x ,n m,cron (wl@) 
! ,CO 
Fig. 8. Total heat generation at time ffi 75 ns. 
• 1.00. 
! .BO 
~ ,50 
1.20 
Fig. 9. Joule heat generation at t ime-75 ns. 
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Fig. 10. Recombination heat generation at t ime-75 ns. 
temperature on the recombinatiov heat (see eqn. (16)) is not insignificant. 
Before the high temperatures in the device are reached the recombination heat 
is a much smaller fraction of the total heat generation. So the higher the tem- 
perature is, the larger the fraction of the total heat generation that is caused 
by recombination heat. 
At the time the current reaches its maximum (at t= 10 ns), the Joule heat 
generation is much larger than the other heat generation terms. At this time 
the temperatures are much lower, and the recombination heat is a much smaller 
fraction of the total heat generation than in the case of Fig. 10. 
The Thomson heat generation comes where large gradients in the thermo- 
electric powers P occur. P is strongly dependent on the carrier concentrations 
n and s,. So where there are large gradients in the carrier concentrations Thom- 
son heat is generated. Compared to the other terms the Thomson heat can be 
neglected in this case. Figure 11 shows the Thomson heat generation. Note 
that this heat generation term is positive in some areas and negative in others. 
4.3. Temperature distribution 
The result of the heat generation is a certain temperature distribution. Be- 
fore high temperatures are reached the Joule heat generation is dominant, and 
determines the temperature distribution. When the current has passed its 
maximum and the temperature starts to rise the influence of the recombina- 
tion heat starts to grow. The result is that the corner of the n + region reaches 
the highest temperature just below the surface. Figure 12 shows the tempera- 
ture distribution at the time the maximum temperature rise has been reached. 
The thermal behaviour ismuch slower than the electrical behaviour. Figure 
13 shows the maximum temperature in the device as a function of time. The 
maximum temperature (about 530 K) is reached after approximately 75ns. 
Fig. t 1. Thomson heat generation at time = 75 ns. 
g 
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Fig. 12. Temperature distribution at ti~ze ffi 75 ns. 
This temperature is not likely to cause any damage to the device. Compare this 
figure with Fig. 3 where the maximum current through the device is reached 
after 10 ns. 
A few general remarks on the temperature distribution will be given next. 
The structure shown in the figures is only a part of the total simulated struc- 
ture. In fact an extended structure has been simulated including oxide and 
aluminium layers, and an extension of the silicon at the left, right and lower 
side of the structure in Fig. 1. This is because the heat sinks (where T= 300 [ K ] ) 
have to be located at such a distance from the heat generation region, that they 
do not influence the temperature distribution in the interesting time interval. 
As Fig. 12 shows, the heat conduction to the heat sinks has not yet influenced 
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Fig. 13. Maximum device temperature versus time. 
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Fig. ! 4, Forward 1- V characteristic ~ of the diode without a buried layer plotted after several ESD 
pulses. The stress voltages after which the curve has been plotted are mentioned in the figure. 
the temperature profile considerably. The heat capacity combined with the 
heat generation almost completely determine the temperature profile in the 
first 75 ns. Heat flow has only occurred in a small area around the heat gen- 
eration area. As the heat flow to the heat sinks has not really influenced the 
temperature distribution in the first 75 ns, neither has the heat flow in the 
third dimension (that has not been simulated). Therefore temperature varia- 
tions in the third dimension must be caused by variations in the heat genera- 
tion (resulting from variations in the electrical behaviour). 
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Fig. 15. Forward I-V characteristics of the diode with a buried layer plotted after several ESD 
pulses• The stress voltages after which the curve has been plotted are mentioned inthe figure. 
5. Measurement results 
The simulation results predict hat for ESD pulses in forward irection the 
existence of a buried n layer does not significantly influence the ESD suscep- 
tibility. Measurements have been performed on protection diodes with and 
withovt a buried layer. ESD pulses (HBM) were applied in forward bias on 25 
pm diodes. 
It has to be kept in mind that because of the finite length of the diodes three 
dimensional effects will be present. The 2D simulation results correspond with 
a device of infinite length, so there are no variations in the device behaviour in 
the third dimension. This has consequences forthe temperature distribution. 
Regarding the temperature distribution the 2D simulation results represent 
the "worst case" if a homogeneous electrical behaviour isassumed in the third 
dimension. 
After stressing the diodes the forward I-V characteristics were evaluated. 
Figures 14 and 15 show the forward I-V characteristics of the diodes without 
and with buried layer after pulse heights of 6, 7 and 8 kV. The measurements 
were done with a floating bulk contact. The characteristics of the diodes before 
stressing were not visibly different from those after stressing with 6 kV. 
6. Conclusions 
- The models used in the device simulator may no longer be valid when very 
high temperatures are reached. Therefore simulation results that show very 
high temperatures require a careful interpretation. 
- The effect of the third dimension has not been considered in the 2D simu- 
lation results pre~ented. The electrical behaviour of the device may not be 
constant in the third dimension. It is expected however that the heat flow in 
298 
the third dimension does not influence the temperature distribution consid- 
erably during the first 75 ns. Therefore it is expected that at the time the 
maximum device temperature is reached, the temperature variation in the 
third dimension is determined mostly by the variation of the electrical be- 
haviour in the third dimension. 
-Even if the device were two dimensional, and the calculated temperature 
profile were correct, it is very difficult to extract the mechanism that causes 
degradation ofthe IV-curves from the simulation results. 
- The previous three conclusions indicate that the application of the simula- 
tions for ESD devices is qualitative and a comparison with measurements 
should also be qualitative. This means that certain effects and trends can be 
predicted using thermo-electric device simulation but that it is difficult to 
exactly predict he maximum voltage (HBM) befme degradation occurs. 
-The simulation results indicate that the simulated ESD pulse in forward 
direction is not likely to cause permanent damage in the device. Measure- 
ments have confirmed this (the IV characteristics donot degrade). 
- Measurements showed that both types of diodes respond to the ESD pulses 
in the same way. The pulse height at which the characteristics start to de- 
grade is equal for both types of diodes. As predicted by the simulation results, 
the buried layer has no influence on forward ESD behaviour. 
- For reverse bias ESD behaviour the absence of a buried layer will influence 
the characteristics. It will influence the voltage at which punch through will 
be reached, and when avalanche strength in the electric field is reached [8 ]. 
It will also determine the voltage at which high currents are conducted. 
Therefore the previous conclusion does not imply that the buried layer can 
be eliminated. 
Optimisation of the ESD susceptibility in forward irection by adjusting lay- 
out and doping profile can be done using the results of the ESD simulations 
in forward bias. The use of a symmetric structure with two n ÷ areas and two 
cathode contacts at both sides of the p + area reduces the maximum current 
density by a factor of two, and the heat generation by a factor of approxi- 
mately 4. The ESD susceptibility in reverse bias is more critical however. 
Therefore simulations should be done in reverse bias and the adjustments in 
doping profile and layout should be made based on the results of these reverse 
biased ESD simulations. 
- Fully coupled thermal-electrical device simulations of ESD events in a pro- 
tection diode in forward bias have been performed. These simulations can 
give a physical insight in discharge mechanisms and processes leading to 
thermal failures as a result of ESD. From the calculated temperature distri- 
butions in the device, locations with a high temperature rise that eventually 
lead to damage can be extracted. They can give insight in the processes that 
lead to permanent damage. 
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- In  the future, simulation of ESD in reverse bias will be investigated. The 
most interesting are the effects leading to hot spots and thermal breakdown. 
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